# Sakshi Anand Hawaldar

Phone: +91 9284642736

Email: sakshi.hawaldar29@gmail.com

Location: Jalgaon, Maharashtra

LinkedIn: https://www.linkedin.com/in/sakshi-hawaldar-57186b2b0

GitHub: https://github.com/SaKshi9078

## **Career Objective**

A focused and passionate Electronics and Telecommunication student aiming to pursue M.Tech in VLSI through GATE. Looking forward to work in semiconductor and core electronics industry where I can apply my knowledge of VHDL, digital design, and circuit simulation while continuously learning and growing in the field of chip design.

#### **Education**

Degree Institution Status/Year B.Tech (E&TC) Pursuing G H Raisoni College of Engineering & Management, Jalgaon Diploma (E&TC) Completed Government Polytechnic, Osmanabad SSC (10th) Completed Shripatrao Bhosle High School, Osmanabad

#### **Technical Skills**

- Hardware Description Language: VHDL

- Programming: Python (Basics)

- Core: Digital Electronics, CMOS Circuits, Sequential Logic Design

- Networking: CCNA (Routing, Switching, IP Addressing)

#### **Tools & Software**

Xilinx Vivado, Proteus, EasyEDA, ModelSim, MATLAB Cisco Packet Tracer, Multisim, MS Office

### **Academic Projects**

1. Digital Fingerprint-Based Attendance System (Diploma Final Year Project)

Designed a biometric-based system for secure and efficient student attendance using fingerprint sensing technology.

2. Digital Stopwatch using CMOS ICs (Mini Project)
Constructed a stopwatch circuit using 555 timer, logic ICs, and reset/start-stop logic with CMOS components.

3.Smart Safety Earring (Concept Prototype) (final year project)

Developed an innovative Smart Safety Earring concept designed for personal safety, integrating ESP32, GPS, GSM, and AI-based sound threat detection technologies. The concept aims to provide one-touch SOS alerts, live location tracking, and vibration feedback for emergency situations.

Due to the unavailability of compact wearable components and custom PCB designs in India, the project is currently implemented as a prototype model on a circuit box. Future plans include collaborating with hardware companies to develop a miniaturized wearable version and launching it as a startup product focusing on universal personal safety.

Role: Concept Designer & System Developer

Technologies Used: ESP32, GPS module, GSM module, AI sound detection, IoT communication

Future Scope: Startup development, wearable hardware miniaturization, Al-based personal safety ecosystem

#### **Internship & Training**

VLSI Internship – Codec Technologies (Online)

Duration: 1 Month

Worked on CMOS basics, VHDL coding, RTL design, simulation with Xilinx Vivado.

CCNA Certification Course – Cisco

Topics Covered: Networking basics, IP addressing, router configuration, switch concepts, simulated in Packet Tracer.

#### **Certifications**

- VLSI Design Internship Codec Technologies
- Cisco Certified Networking Associate CCNA Basics
- NPTEL Digital Electronics
- Coursera Embedded Systems Introduction

#### **Hobbies**

Nature & Wildlife Photography Vlogging, DIY Crafting, Content Creation Digital Editing & Creative Art

## **Languages Known**

English, Hindi, Marathi